ChipFind - документация

Электронный компонент: AKD4537

Скачать:  PDF   ZIP
ASAHI KASEI
[AKD4537]
<KM069501>
2002/11
- 1 -
GENERAL DESCRIPTION
AKD4537 is an evaluation board for the AK4537, 16bit CODEC with built-in MIC/HP/SPK amplifier. The
AKD4537 can evaluate A/D converter and D/A converter separately in addition to loop-back mode (A/D
D/A). The AKD4537 also has the digital audio interface and can achieve the interface with digital audio
systems via opt-connector.
n
Ordering guide
AKD4537
---
Evaluation board for AK4537
(Cable for connecting with printer port of IBM-AT compatible PC and control
software are packed with this.
This control software does not operate on Windows
NT.)
FUNCTION
DIT/DIR with optical input/output
BNC connector for an external clock input
10pin Header for serial control mode
10pin Header
Control Data
10pin Header
3.3V
GND
HP
BEEP
AK4114
Opt In
Opt Out
AK4537
LOUT/
ROUT
MOUT+
5V
Regulator
MIC
LIN2/
RIN2
DSP
Figure 1. AKD4537 Block Diagram
* Circuit diagram and PCB layout are attached at the end of this manual
Evaluation board Rev.B for AK4537
AKD4537
ASAHI KASEI
[AKD4537]
<KM069501>
2002/11
- 2 -
1. Evaluation Board Manual
n
Operation sequence
1) Set up the power supply lines.
[VCC]
(red)
= 5.0V
: for logic
[AGND] (black)
= 0V
: for analog ground
[DGND] (black)
= 0V
: for logic ground
Each supply line should be distributed from the power supply unit.
3.3V is supplied to AK4537 and AK4114 via the regulator.
2) Set up the evaluation mode, jumper pins.
(See the followings.)
3) Power on.
The AK4537 and AK4114 should be reset once bringing SW2 "L" upon power-up.
n
Evaluation mode
(1)
Slave mode
(1-1)
Evaluation of Recording block (MIC, ADC) using DIT of AK4114
(1-2)
Evaluation of Playback block (HP, SPK, MOUT+) using DIR of AK4114
(1-3)
Evaluation of Loop-back using AK4114
(1-4)
All interface signals including master clock are fed externally.
AK4114's audio interface format is fixed to I
2
S compatible.
AK4114 does not operate under fs = 32kHz, this mode corresponds to fs = 32kHz or more.
(1-1) Evaluation of Recording block (MIC, ADC) using DIT of AK4114
PORT2 (DIT) and X1 (X'tal) are used. DIT generates audio bi-phase signal from received data and which is
output through optical connector (TOTX176). Nothing should be connected to PORT1 (DIR) and PORT3
(ROM).
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
(1-2) Evaluation of Playback block (HP, SPK, MOUT+) using DIR of AK4114
PORT1 (DIR) is used. Nothing should be connected to PORT3 (ROM).
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
ASAHI KASEI
[AKD4537]
<KM069501>
2002/11
- 3 -
(1-3) Evaluation of Loop-back using AK4114
X'tal oscillator (X1) is used. Nothing should be connected to PORT1 (DIR) and PORT3 (ROM).
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
(1-4) All interface signals including master clock are fed externally.
PORT3 (ROM) is used. Nothing should be connected to PORT1 (DIR).
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
(2)
Master mode
(2-1) Evaluation of Recording block (MIC, ADC) using MCLK of AK4114
(2-2) Master clock is fed externally
(2-1) Evaluation of Recording block (MIC, ADC) using MCLK of AK4114
X'tal oscillator (X1) is used. Nothing should be connected to PORT1 (DIR) and PORT3 (ROM). It can be
evaluated at internal loop-back mode (LOOP bit = "1"). It is possible to evaluate at various sampling frequencies
using built-in AK4537's PLL.
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
(2-2) Master clock is fed externally
PORT3 (ROM) is used and MCLK is fed from PORT3. Nothing should be connected to PORT1 (DIR). It can be
evaluated at internal loop-back mode (LOOP bit = "1"). It is possible to evaluate at various sampling frequencies
using built-in AK4537's PLL.
JP5
BICK2
JP6
LRCK2
JP10
SDTI
ADC
DIR
JP7
LRCK
JP8
MCLK
JP9
BICK
ASAHI KASEI
[AKD4537]
<KM069501>
2002/11
- 4 -
n
Other jumper pins set up
1. JP1 (GND) : Connection between AGND and DGND.
OPEN : Both grounds are separated on board.
SHORT : Both grounds are connected on board.
2. JP4 (M/S) : Select master mode and slave mode
MASTER : Master mode
SLAVE : Slave mode
n
The function of the toggle SW
Upper-side is "H" and lower-side is "L".
[SW1] (MUTE): Switch of external mute circuit for Headphone-amp output. Keep "L" during normal operation.
[SW2] (PDN): Power down of AK4537 and AK4114. Keep "H" during normal operation.
n
Indication for LED
[LED1] (ERF): Monitor INT0 pin of the AK4114. LED turns on when some error has occurred to AK4114.
n
Serial Control
The AK4537 can be controlled via the printer port (parallel port) of IBM-AT compatible PC. Connect PORT4
(CTRL) with PC by 10 wire flat cable packed with the AKD4537.
Connect
CSN
CCLK
CDTI
10pin Header
10pin
Connector
10 wire
flat cable
PC
AKD4537
CDTO
Figure 2. Connect of 10 wire flat cable
ASAHI KASEI
[AKD4537]
<KM069501>
2002/11
- 5 -
n
Analog Input/Output Circuits
(1) Input Circuits
1.
MIC Input Circuit
Figure 3. MIC Input Circuit
(1-1)
Analog signal is input to INT pin via J1 connector.(monoral)
(1-2)
Analog signal is input to EXT pin via J1 connector.
(1-3)
It is stereo MIC
EXT/MICR
MICR
J1
MIC
EXT
INT/MICL
JP3
MIC
INT
JP11
EXT/MICR
JP3
MIC
EXT
INT
JP11
EXT/MICR
EXT MICR
JP3
MIC
EXT
INT
JP11
EXT/MICR
EXT MICR
JP3
MIC
EXT
INT
JP11
EXT/MICR
EXT MICR